关键词：铁路；公路；高铁；投产新线；铁路建设债券

查看摘要 索取原文[11页]

关键词：近视；角膜塑形镜；离焦框架镜；0.01%低浓度阿托品

查看摘要 索取原文[49页]

关键词：全球锁市场；住宅； 商业；工业空间；锁具；提供机械；电子形式；高科技安全体系

查看摘要 索取原文[78页]

关键词：国防；军工；行情

查看摘要 索取原文[17页]

A Fuel Cycle Research and Development project has investigated an innovative sampling method that could evolve into the next generation sampling and analysis system for metallic elements present in aqueous processing streams. Initially sampling technologies were evaluated and microfluidics sampling chip technology was selected and tested. A conceptual design for a fully automated microcapillary-based system was completed and a robotic automated sampling system was fabricated. The mechanical and sampling operation of the completed sampling system was investigated. In addition, the production of a less expensive, mass produced sampling chip was investigated to avoid chip reuse thus increasing sampling reproducibility/accuracy. The microfluidic based robotic sampling systems mechanical elements were tested to ensure analytical reproducibility and the optimum robotic handling of microfluidic sampling chips.

关键词：热细胞；金属芯片；放射性废物加工；机器人研发

查看摘要 索取原文[7页]

Solid State Lighting is a cost-effective, energy-conserving technology serving a rapidly expanding multi-billion dollar market. This program was designed to accelerate this lighting revolution by reducing the manufacturing cost of Illumination-Grade LEDs. The technical strategy was to investigate growth substrate alternatives to standard planar sapphire, select the most effective and compatible option, and demonstrate a significant increase in Lumen/$ with a marketable LED. The most obvious alternate substrate, silicon, was extensively studied in the first two years of the program. The superior thermal and mechanical properties of Si were expected to improve wavelength uniformity and hence color yield in the manufacture of high-power illumination-grade LEDs. However, improvements in efficiency and epitaxy uniformity on standard c-plane sapphire diminished the advantages of switching to Si. Furthermore, the cost of sapphire decreased significantly and the cost of processing Si devices using our thin film process was higher than expected. We concluded that GaN on Si was a viable technology but not a practical option for Philips Lumileds. Therefore in 2012 and 2013, we sought and received amendments which broadened the scope to include other substrates and extended the time of execution. Proprietary engineered substrates, off-axis (non-c-plane) sapphire, and c-plane patterned sapphire substrates (PSS) were all investigated in the final 18 months of this program. Excellent epitaxy quality was achieved on all three candidates; however we eliminated engineered substrates and non-c-plane sapphire because of their higher combined cost of substrate, device fabrication and packaging. Ultimately, by fabricating a flip-chip (FC) LED based upon c-plane PSS we attained a 42% reduction in LED manufacturing cost relative to our LUXEON Rebel product (Q1-2012). Combined with a flux gain from 85 to 102 Lm, the LUXEON Q delivered a 210% increase in Lm/$ over this time period. The technology was commercialized in our LUXEON Q product in Sept., 2013. Also, the retention of the sapphire increased the robustness of the device, enabling sales of low-cost submount-free chips to lighting manufacturers. Thus, blue LED die sales were initiated in the form of a PSS-FC in February, 2013.

关键词：光芯片；成本效益；力学性能

查看摘要 索取原文[20页]

KPiX is a 1,024 channel System on a Chip intended for bump bonding to large area Si sensors, enabling low multiple scattering Si strip tracking and high density Particle Flow calorimetry for SiD at the International Linear Collider (ILC). It may be used for hadronic calorimetry readout with RPCs or GEMs, and with a scintillator-based muon system using SiPMs. An electromagnetic calorimeter prototype will be beam-tested in early 2013.

关键词：芯片；线性对撞机；热量计；电磁学

查看摘要 索取原文[4页]

Currently, fabrication of vertical connections through silicon substrates is a significant challenge in three-dimensional (3D) assembly of Si IC. In particular, high aspect ratio of over ?10, taper free through vias with micron ～ tens micron diameters in silicon chips are a critical issue for this 3D technology. We report on drilling though vias in silicon chips by use of　1.5 femtosecond Bessel beams, which is transparent to Si, in air and AgNO_3 solutions, respectively. Compared with conventional fabrication methods using Gaussian beams, our technique allows us to perform high performance hole drilling with taper-free structures and without sample translation during the drilling, which can be potentially used for future 3D packages and 3D integration of silicon chips.

关键词：芯片；飞秒激光；贝塞尔光束

查看摘要 索取原文[6页]

A concurrent system is persistent if throughout its operation no activity which became enabled can subsequently be prevented from being executed by any other activity. This is often a highly desirable (or even necessary) property; in particular, if the system is to be implemented in hardware. Over the past 40 years, persistence has been investigated and applied in practical implementations assuming that each activity is a single atomic action which can be represented, for example, by a single transition of a Petri net. In this paper we investigate the behaviour of GALS (Globally Asynchronous Locally Synchronous) systems in the context of VLSI circuits. The specification of a system is given in the form of a Petri net. Our aim is to re-design the system to optimise signal management, by grouping together concurrent events. Looking at the concurrent reachability graph of the given Petri net, we are interested in discovering events that appear in 'bundles', so that they all can be executed in a single clock tick. The best candidates for bundles are sets of events that appear and re-appear over and over again in the same configurations, forming 'robust' sets of events. Persistence was considered so far only in the context of sequential semantics. In this paper, we move to the realm of step based execution and consider not only steps which are persistent and cannot be disabled by other steps, but also steps which are nonviolent and cannot disable other steps. We then introduce a formal definition of a bundle and propose an algorithm to prune the behaviour of a system, so that only bundle steps remain. The pruned reachability graph represents the behaviour of a re-engineered system, which in turn can be implemented in a new Petri net using the standard techniques of net synthesis. The proposed algorithm prunes reachability graphs of persistent and safe nets leaving bundles that represent maximally concurrent steps.

关键词：异步电路；计算机硬件；非暴力；持久性

查看摘要 索取原文[33页]

Due to fire hazard safety concerns, the National Electrical Code requires arc-fault protection for the dc wiring associated with solar photovoltaic (PV) systems. In order to meet the $1/watt goal of the DOE SunShot Initiative, arc fault protection must be provided within the context of $0.40/watt balance of system and $0.10/watt power electronics costs. A highly integrated arc fault detector and circuit interrupter is the best solution to address the safety needs of the industry while still allowing the lowest possible levelized cost of energy (LCOE) for both new installations and retrofit applications.

关键词：探测器；电弧；电线；电气故障；火灾

查看摘要 索取原文[28页]